![]() |
![]() |
Header file for functional layer of CSL SERDES. More...
#include <stdint.h>
#include <ti/csl/soc.h>
#include <ti/csl/csl.h>
Data Structures | |
struct | CSL_SERDES_TBUS_DUMP |
SERDES PHY Test Bus Structure. More... | |
struct | CSL_SERDES_TAP_OFFSETS |
SERDES PHY Center DFE TAPs and Data Sample Comparators Structure. More... | |
struct | CSL_SERDES_SET_EQ_FLAG |
SERDES PHY DFE Set FLags Structure. More... | |
struct | CSL_SERDES_TX_COEFF |
SERDES PHY Transmitter Coefficients Structure. More... | |
Typedefs | |
typedef struct CSL_SERDES_TBUS_DUMP | CSL_SERDES_TBUS_DUMP_T |
SERDES PHY Test Bus Structure. | |
typedef struct CSL_SERDES_TAP_OFFSETS | CSL_SERDES_TAP_OFFSETS_T |
SERDES PHY Center DFE TAPs and Data Sample Comparators Structure. | |
typedef struct CSL_SERDES_SET_EQ_FLAG | CSL_SERDES_SET_EQ_FLAG_T |
SERDES PHY DFE Set FLags Structure. | |
typedef struct CSL_SERDES_TX_COEFF | CSL_SERDES_TX_COEFF_T |
SERDES PHY Transmitter Coefficients Structure. | |
Enumerations | |
enum | CSL_SERDES_REF_CLOCK { CSL_SERDES_REF_CLOCK_100M = 0, CSL_SERDES_REF_CLOCK_122p88M = 1, CSL_SERDES_REF_CLOCK_125M = 2, CSL_SERDES_REF_CLOCK_153p6M = 3, CSL_SERDES_REF_CLOCK_156p25M = 4, CSL_SERDES_REF_CLOCK_312p5M = 5 } |
SERDES REF CLOCK speed enumerators. More... | |
enum | CSL_SERDES_LINK_RATE { CSL_SERDES_LINK_RATE_1p25G = 0, CSL_SERDES_LINK_RATE_4p9152G = 1, CSL_SERDES_LINK_RATE_5G = 2, CSL_SERDES_LINK_RATE_6p144G = 3, CSL_SERDES_LINK_RATE_6p25G = 4, CSL_SERDES_LINK_RATE_7p3728G = 5, CSL_SERDES_LINK_RATE_9p8304G = 6, CSL_SERDES_LINK_RATE_10G = 7, CSL_SERDES_LINK_RATE_10p3125G = 8, CSL_SERDES_LINK_RATE_12p5G = 9 } |
SERDES LINK RATE speed enumerators. More... | |
enum | CSL_SERDES_LOOPBACK { CSL_SERDES_LOOPBACK_ENABLED = 0, CSL_SERDES_LOOPBACK_DISABLED = 1 } |
SERDES LOOPBACK enumerators. More... | |
enum | CSL_SERDES_STATUS { CSL_SERDES_STATUS_PLL_NOT_LOCKED = 0, CSL_SERDES_STATUS_PLL_LOCKED = 1 } |
SERDES PLL STATUS enumerators. More... | |
enum | CSL_SERDES_RESULT { CSL_SERDES_NO_ERR = 0, CSL_SERDES_INVALID_REF_CLOCK = 1, CSL_SERDES_INVALID_LANE_RATE = 2 } |
SERDES INIT RETURN VALUE enumerators. More... | |
enum | CSL_SERDES_LANE_CTRL_RATE { CSL_SERDES_LANE_FULL_RATE = 0, CSL_SERDES_LANE_HALF_RATE = 1, CSL_SERDES_LANE_QUARTER_RATE = 2 } |
SERDES LANE CTRL TX/RX RATE enumerators. More... | |
enum | CSL_SERDES_LANE_ENABLE_STATUS { CSL_SERDES_LANE_ENABLE_NO_ERR = 0, CSL_SERDES_LANE_ENABLE_INVALID_RATE = 1 } |
SERDES LANE CTRL STATUS enumerators. More... | |
enum | csl_serdes_phy_type { SERDES_10GE = 0, SERDES_AIF2_B8 = 1, SERDES_AIF2_B4 = 2, SERDES_SRIO = 3, SERDES_PCIe = 4, SERDES_HYPERLINK = 5, SERDES_SGMII = 6, SERDES_DFE = 7, SERDES_IQN = 8 } |
SERDES PHY TYPE enumerators. More... | |
Functions | |
CSL_IDEF_INLINE void | CSL_SerdesWriteTbusAddr (uint32_t base_addr, int32_t iSelect, int32_t iOffset) |
CSL_IDEF_INLINE uint32_t | CSL_SerdesReadTbusVal (uint32_t base_addr) |
CSL_IDEF_INLINE uint32_t | CSL_SerdesReadSelectedTbus (uint32_t base_addr, int32_t iSelect, int32_t iOffset) |
CSL_IDEF_INLINE void | csl_serdes_tbus_dump (uint32_t base_addr, CSL_SERDES_TBUS_DUMP_T *pTbusDump, csl_serdes_phy_type phy_type) |
CSL_IDEF_INLINE void | CSL_SERDES_CONFIG_CM_C1_C2 (uint32_t base_addr, uint32_t lane_num, uint32_t CMcoeff, uint32_t C1coeff, uint32_t C2coeff, csl_serdes_phy_type phy_type) |
CSL_IDEF_INLINE CSL_SERDES_RESULT | CSL_Serdes_Deassert_Reset (uint32_t base_addr, csl_serdes_phy_type phy_type, uint32_t isBlock, uint32_t num_lanes) |
CSL_IDEF_INLINE void | CSL_Serdes_Assert_Reset (uint32_t base_addr, csl_serdes_phy_type phy_type) |
CSL_IDEF_INLINE void | CSL_SerdesGetAverageOffsets (uint32_t base_addr, uint32_t num_lanes, csl_serdes_phy_type phy_type, CSL_SERDES_TAP_OFFSETS_T *pTapOffsets) |
CSL_IDEF_INLINE void | CSL_Serdes_Override_Cmp_Tap_Offsets (uint32_t base_addr, uint32_t lane_num, uint32_t comp_no, CSL_SERDES_TAP_OFFSETS_T *pTapOffsets) |
CSL_IDEF_INLINE void | CSL_Serdes_Override_Cmp_Tap_Offsets_CDFE (uint32_t base_addr, uint32_t lane_num, uint32_t fsm_select, uint32_t comp_no, CSL_SERDES_TAP_OFFSETS_T *pTapOffsets) |
CSL_IDEF_INLINE void | CSL_SerdesWriteAverageOffsets (uint32_t base_addr, uint32_t num_lanes, csl_serdes_phy_type phy_type, CSL_SERDES_TAP_OFFSETS_T *pTapOffsets) |
CSL_IDEF_INLINE void | CSL_SerdesTXRXSetEqualizer (uint32_t base_addr, uint32_t num_lanes, csl_serdes_phy_type phy_type, CSL_SERDES_SET_EQ_FLAG_T set_eq_flags) |
CSL_IDEF_INLINE void | CSL_Serdes_DFE_OffsetCalibration (uint32_t base_addr, uint32_t num_lanes, csl_serdes_phy_type phy_type, CSL_SERDES_TX_COEFF_T tx_coeff) |
Header file for functional layer of CSL SERDES.
It contains the various enumerations, structure definitions and function declarations
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.