NSS Transmit Queue related definitions for Second Generation NSS
NSS Constants (enum's and define's)

NSS Transmit Queue related definitions for Second Generation NSS

Define NSS Transmit Queue related constants for second generation NSS

#define NSS_NUM_TX_QUEUES_GEN2   21
#define NSS_PA_QUEUE_INPUT_INDEX_GEN2   pa_CMD_TX_DEST_0_GEN2
#define NSS_PA_QUEUE_MAC_INDEX_GEN2   pa_CMD_TX_DEST_0_GEN2
#define NSS_PA_QUEUE_OUTER_IP_INDEX_GEN2   pa_CMD_TX_DEST_1_GEN2
#define NSS_PA_QUEUE_INNER_IP_INDEX_GEN2   pa_CMD_TX_DEST_4_GEN2
#define NSS_PA_QUEUE_LUT2_INDEX_GEN2   pa_CMD_TX_DEST_4_GEN2
#define NSS_PA_QUEUE_IPSEC_INDEX_GEN2   pa_CMD_TX_DEST_1_GEN2
#define NSS_PA_QUEUE_IPSEC2_INDEX_GEN2   pa_CMD_TX_DEST_2_GEN2
#define NSS_PA_QUEUE_POST_INDEX_GEN2   pa_CMD_TX_DEST_5_GEN2
#define NSS_PA_QUEUE_TXCMD_INDEX_GEN2   pa_CMD_TX_DEST_6_GEN2
#define NSS_PA_QUEUE_FIREWALL_INDEX_GEN2   pa_CMD_TX_DEST_0_GEN2
#define NSS_PA_QUEUE_FIREWALL2_INDEX_GEN2   pa_CMD_TX_DEST_3_GEN2
#define NSS_PA_QUEUE_EGRESS0_INDEX_GEN2   pa_CMD_TX_DEST_6_GEN2
#define NSS_PA_QUEUE_EGRESS1_INDEX_GEN2   pa_CMD_TX_DEST_7_GEN2
#define NSS_PA_QUEUE_EGRESS2_INDEX_GEN2   pa_CMD_TX_DEST_8_GEN2
#define NSS_SA_QUEUE_SASS_INDEX_GEN2   18
#define NSS_SA_QUEUE_SASS2_INDEX_GEN2   19
#define NSS_CPSW_QUEUE_ETH_INDEX_GEN2   0
#define NSS_CPSW_QUEUE_ETH_PRI0_INDEX_GEN2   0
#define NSS_CPSW_QUEUE_ETH_PRI1_INDEX_GEN2   1
#define NSS_CPSW_QUEUE_ETH_PRI2_INDEX_GEN2   2
#define NSS_CPSW_QUEUE_ETH_PRI3_INDEX_GEN2   3
#define NSS_CPSW_QUEUE_ETH_PRI4_INDEX_GEN2   4
#define NSS_CPSW_QUEUE_ETH_PRI5_INDEX_GEN2   5
#define NSS_CPSW_QUEUE_ETH_PRI6_INDEX_GEN2   6
#define NSS_CPSW_QUEUE_ETH_PRI7_INDEX_GEN2   7

Define Documentation

Offset to the CPSW input queue at second Generation NSS

Offset to the CPSW input queue for priority 0 packets at second Generation NSS

Offset to the CPSW input queue for priority 1 packets at second Generation NSS

Offset to the CPSW input queue for priority 2 packets at second Generation NSS

Offset to the CPSW input queue for priority 3 packets at second Generation NSS

Offset to the CPSW input queue for priority 4 packets at second Generation NSS

Offset to the CPSW input queue for priority 5 packets at second Generation NSS

Offset to the CPSW input queue for priority 6 packets at second Generation NSS

Offset to the CPSW input queue for priority 7 packets at second Generation NSS

#define NSS_NUM_TX_QUEUES_GEN2   21

Number of Transmit Queues at second Generation NSS

Offset to the input queue of the first egress stage at second Generation NSS

Offset to the input queue of the second egress stage at second Generation NSS

Offset to the input queue of the third egress stage at second Generation NSS

Offset to the second Firewall (ACL) input queue at second Generation NSS

Offset to the first Firewall (ACL) input queue at second Generation NSS

Offset to the Inner IP input queue at second Generation NSS

Offset to the system input queue at second Generation NSS

Offset to the second layer IPSEC input queue at second Generation NSS

Offset to the first layer IPSEC input queue at second Generation NSS

Offset to the LUT2 (UDP/TCP) input queue at second Generation NSS

Offset to the MAC input queue at second Generation NSS

Offset to the (Outer) IP input queue at second Generation NSS

Offset to the post-classification input queue at second Generation NSS

Offset to the Tx command input queue at second Generation NSS

Offset to the second SASS input queue at second Generation NSS

Offset to the first SASS input queue at second Generation NSS


Copyright 2014, Texas Instruments Incorporated